画像はあくまで参考です。
SN74LS112ANE4
-
Texas Instruments
-
Logic - Flip Flops
- Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset 16-PDIP 0 to 70
Date Sheet
在庫數 0
小計金額 $0.00000
仕様 よくある質問
- Mount:Through Hole
- Number of Pins:16
- Weight:951.693491 mg
- Clock-Edge Trigger Type:Negative Edge
- Number of Elements:2
- RoHS:Compliant
- Max Operating Temperature:70 °C
- Min Operating Temperature:0 °C
- Frequency:45 MHz
- Output Type:TTL
- Operating Supply Voltage:5 V
- Polarity:Non-Inverting
- Number of Circuits:2
- Max Supply Voltage:5.25 V
- Min Supply Voltage:4.75 V
- Current - Output:8 mA
- Number of Bits:2
- Propagation Delay:20 ns
- Turn On Delay Time:15 ns
- Logic Function:AND, Flip-Flop, JK-Type
- Number of Bits per Element:1
- High Level Output Current:-400 µA
- Low Level Output Current:8 mA
- Number of Input Lines:5
- Number of Output Lines:2
- Radiation Hardening:No
- Lead Free:Contains Lead
在庫數 0
小計金額 $0.00000











